Descripción del título
Analysis and Design of Netw...
This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. Demonstrates the impact of process variation on Networks-on-Chip of different topologies; Includes an overview of the synchronous clocking scheme, clock distribution network, main building blocks in asynchronous NoC design, handshake protocols, data encoding, asynchronous protocol converters and routing algorithms; Describes a novel adaptive routing algorithm for asynchronous NoC designs, which selects the appr opriate output path based on process variation and congestion
Monografía
monografia Rebiun17463822 https://catalogo.rebiun.org/rebiun/record/Rebiun17463822 151216s2015 gw | s |||| 0|eng d 9783319257662 978-3-319-25766-2 9783319257648 10.1007/978-3-319-25766-2. doi UPNA0444127 UMA.RE Ezz-Eldin, Rabab Analysis and Design of Networks-on-Chip Under High Process Variation Recurso electrónico] by Rabab Ezz-Eldin, Magdy Ali El-Moursy, Hesham F. A. Hamed 1st ed. 2015 Servicio en línea New York [etc.] Springer New York [etc.] New York [etc.] Springer XXI, 141 p. 84 il., 34 il. in color XXI, 141 p. 84 il., 34 il. in color Introduction -- Network On Chip Aspects -- Interconnection -- Process Variation -- Synchronous And Asynchronous NoC Design Under High Process Variation -- Novel Routing Algorithm -- Simulation Results -- Conclusions This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. Demonstrates the impact of process variation on Networks-on-Chip of different topologies; Includes an overview of the synchronous clocking scheme, clock distribution network, main building blocks in asynchronous NoC design, handshake protocols, data encoding, asynchronous protocol converters and routing algorithms; Describes a novel adaptive routing algorithm for asynchronous NoC designs, which selects the appr opriate output path based on process variation and congestion Modo de acceso: World Wide Web Springer (e-Books) Engineering Microprocessors Electronics Microelectronics Electronic circuits Engineering Circuits and Systems Processor Architectures Electronics and Microelectronics, Instrumentation El-Moursy, Magdy Ali Hamed, Hesham F. A. SpringerLink Books (Servicio en línea)