REBIUN - ODA

Descripción del título

Computers and networks

Computers and networks

Entrialgo Castaño, Joaquín

Ediciones de la Universidad de Oviedo 2018

Ver

Monografía

monografia Rebiun21041253 https://catalogo.rebiun.org/rebiun/record/Rebiun21041253 m o d | cr cnu|||||||| 180428s2018 xx o ||||0 eng d 9788416664887 UR0459699 UAM 991007977222604211 UPVA 998370382703706 UAM 991008089404604211 UPM 991006085688804212 UPSA 9788416664887 UCN0424609 MiAaPQ eng pn MiAaPQ MiAaPQ UNAV Entrialgo Castaño, Joaquín Computers and networks Oviedo Ediciones de la Universidad de Oviedo 2018 Oviedo Oviedo Ediciones de la Universidad de Oviedo 1 recurso electrónico (234 p.) 1 recurso electrónico (234 p.) Text txt rdacontent computer c rdamedia. online resource cr rdacarrier. eLibro Computers and networks -- Legal -- Contents -- Prologue -- Part I -- Chapter 1 -- 1.1 Concept of computer and digital -- 1.2 Binary codes -- 1.3 Logic data -- 1.4 Positional system -- 1.5 Unsigned numbers -- 1.6 Signed numbers -- 1.7 Real numbers -- 1.8 Characters -- Chapter 2 -- 2.1 Basic Concepts -- 2.2 Combinational -- 2.3 Sequential digital -- Part II -- Chapter 3 -- 3.1 Specific and generic -- 3.2 Design of the computer -- 3.3 Theoretical Computer -- Chapter 4 -- 4.1 Instructions -- 4.2 Operands -- 4.3 Assignment sentences -- 4.4 Arithmetic and logic sentences -- 4.5 Conditional sentences -- 4.6 Loops -- 4.7 Procedures -- Chapter 5 -- 5.1 Processor and program -- 5.2 Conventional machine -- 5.3 Microarchitecture level -- 5.4 The control unit -- Chapter 6 -- 6.1 Address space -- 6.2 Memory devices -- 6.3 Types of memory -- 6.4 Memory map -- 6.5 Creating the memory -- Chapter 7 -- 7.1 Connecting peripherals -- 7.2 Peripheral device -- 7.3 Synchronization through -- 7.4 Synchronization with interrupts -- Part III -- Chapter 8 -- 8.1 Computer network -- 8.2 Protocol architectures -- Chapter 9 -- 9.1 Physical layer -- 9.2 Data link layer -- 9.3 Connecting devices to a local area -- Chapter 10 -- 10.1 Network -- 10.2 Transport layer -- 10.3 Application layer -- Annexes -- Appendix A -- Bibliography Forma de acceso: World Wide Web Granda Candás, Juan ProQuest

• Localizaciones: 26
• Préstamo interbibliotecario

• Exportar
  • Dublin Core
  • Google scholar
  • RIS
  • RefWorks
• Favorito
• Compartir

Información Sólo puedes introducir una dirección de email ×

Introduce un email para compartir el título

Email Pon el email de la persona con la que deseas compartir este contenido

Error .alert.alert-info

Cerrar Compartir por email

Información Haz clic en el cuadro de texto para seleccionar el contenido y copiarlo al portapapeles

Enlace permanente https://catalogo.rebiun.org/rebiun/record/Rebiun21041253

Cerrar

monografia Rebiun21041253 https://catalogo.rebiun.org/rebiun/record/Rebiun21041253 m o d | cr cnu|||||||| 180428s2018 xx o ||||0 eng d 9788416664887 UR0459699 UAM 991007977222604211 UPVA 998370382703706 UAM 991008089404604211 UPM 991006085688804212 UPSA 9788416664887 UCN0424609 MiAaPQ eng pn MiAaPQ MiAaPQ UNAV Entrialgo Castaño, Joaquín Computers and networks Oviedo Ediciones de la Universidad de Oviedo 2018 Oviedo Oviedo Ediciones de la Universidad de Oviedo 1 recurso electrónico (234 p.) 1 recurso electrónico (234 p.) Text txt rdacontent computer c rdamedia. online resource cr rdacarrier. eLibro Computers and networks -- Legal -- Contents -- Prologue -- Part I -- Chapter 1 -- 1.1 Concept of computer and digital -- 1.2 Binary codes -- 1.3 Logic data -- 1.4 Positional system -- 1.5 Unsigned numbers -- 1.6 Signed numbers -- 1.7 Real numbers -- 1.8 Characters -- Chapter 2 -- 2.1 Basic Concepts -- 2.2 Combinational -- 2.3 Sequential digital -- Part II -- Chapter 3 -- 3.1 Specific and generic -- 3.2 Design of the computer -- 3.3 Theoretical Computer -- Chapter 4 -- 4.1 Instructions -- 4.2 Operands -- 4.3 Assignment sentences -- 4.4 Arithmetic and logic sentences -- 4.5 Conditional sentences -- 4.6 Loops -- 4.7 Procedures -- Chapter 5 -- 5.1 Processor and program -- 5.2 Conventional machine -- 5.3 Microarchitecture level -- 5.4 The control unit -- Chapter 6 -- 6.1 Address space -- 6.2 Memory devices -- 6.3 Types of memory -- 6.4 Memory map -- 6.5 Creating the memory -- Chapter 7 -- 7.1 Connecting peripherals -- 7.2 Peripheral device -- 7.3 Synchronization through -- 7.4 Synchronization with interrupts -- Part III -- Chapter 8 -- 8.1 Computer network -- 8.2 Protocol architectures -- Chapter 9 -- 9.1 Physical layer -- 9.2 Data link layer -- 9.3 Connecting devices to a local area -- Chapter 10 -- 10.1 Network -- 10.2 Transport layer -- 10.3 Application layer -- Annexes -- Appendix A -- Bibliography Forma de acceso: World Wide Web Granda Candás, Juan ProQuest