



# Low-power high-speed ADCs for nanometer CMOS integration /

Cao, Zhiheng

Springer Science + Business Media B.V,  
2008

Electronic books

Monografía

Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique features of nanometer CMOS processes. A phase lock loop (PLL) clock multiplier has also been designed using new circuit techniques and successfully tested. 1) A 1.2V, 52mW, 210MS/s 10-bit two-step ADC in 130nm CMOS occupying 0.38mm<sup>2</sup>. Using offset canceling comparators and capacitor networks implemented with small value interconnect capacitors to replace resistor ladder/multiplexer in conventional sub-ranging ADCs, it achieves 74dB SFDR for 10MHz and 71dB SFDR for 100MHz input. 2) A 32mW, 1.25GS/s 6-bit ADC with 2.5GHz internal clock in 130nm CMOS. A new type of architecture that combines flash and SAR enables the lowest power consumption, 6-bit>1GS/s ADC reported to date. This design can be a drop-in replacement for existing flash ADCs since it does require any post-processing or calibration step and has the same latency as flash. 3) A 0.4ps-rms-jitter (integrated from 3kHz to 300MHz offset for>2.5GHz) 1-3GHz tunable, phase-noise programmable clock-multiplier PLL for generating sampling clock to the SAR ADC. A new loop filter structure enables phase error preamplification to lower PLL in-band noise without increasing loop filter capacitor size

<https://rebiunoda.pro.baratznet.cloud:28443/OpacDiscovery/public/catalog/detail/b2FpOmNlbGVicmF0aW9uOmVzLmJhcmF0ei5yZW4vMjU2MjI2OTQ>

---

**Título:** Low-power high-speed ADCs for nanometer CMOS integration Zhiheng Cao, Shouli Yan

**Editorial:** Dordrecht Springer Science + Business Media B.V 2008

**Descripción física:** 1 online resource (xiii, 95 pages) illustrations

**Tipo Audiovisual:** engineering circuits Engineering (General) Techniek (algemeen)

**Mención de serie:** Analog circuits and signal processing series 0893-3405

**Bibliografía:** Includes bibliographical references (pages 91-93)

**Contenido:** A 52 mW 10 b 210 MS/s Two-Step ADC for Digital IF Receivers in 130 nm CMOS -- A 32 mW 1.25 GS/s 6 b 2 b/Step SAR ADC in 130 nm Digital CMOS -- A 0.4 ps-RMS-Jitter 1-3 GHz Clock Multiplier PLL Using Phase-Noise Preamplification -- Conclusions and Future Directions

**Lengua:** English

**Copyright/Depósito Legal:** 271820567 307965808 316865219 437234685 443684422 607316562 646756228 666931415 698464859 746946738 756438418 767199533 815676625 823114918 958840979 964889118 985030894 994721251 1005746000 1035713091 1058109903 1060686987 1069523918 1078872563 1105588043 1110904215 1148078585

**ISBN:** 9781402084508 1402084501 9048178851 9789048178858 9781402084492 1402084498

**Materia:** Analog-to-digital converters- Design and construction Metal oxide semiconductors, Complementary-Design and construction TECHNOLOGY & ENGINEERING- Electronics- Circuits- Integrated TECHNOLOGY & ENGINEERING- Electronics- Circuits- General Ingénierie Analog-to-digital converters- Design and construction Metal oxide semiconductors, Complementary- Design and construction

**Autores:** Yan, Shouli

**Enlace a formato físico adicional:** Print version Cao, Zhiheng. Low-power high-speed ADCs for nanometer CMOS Integration. [Dordrecht?] : Springer, 2008 9781402084492 (OCOLOC)227025628

**Punto acceso adicional serie-Título:** Analog circuits and signal processing series

---

## Baratz Innovación Documental

- Gran Vía, 59 28013 Madrid
- (+34) 91 456 03 60
- informa@baratz.es